We have studied the effects of step coverage of TaN diffusion barrier layer on Cu electromigration ͑EM͒ in detail and found that the EM lifetime strongly depends on the step coverage of via sidewall thickness. We conclude that the EM failures are caused by mechanisms such as unbalanced thermal stress, thermal expansion between Cu and TaN, and surface morphology of TaN including surface roughness and grain sizes. These factors were investigated and evaluated systematically through transmission electron microscopy, field emission scanning electron microscopy, and atomic force microscopy. Furthermore, we also address the enhancement of step coverage to examine Cu EM performance by performing a lifetime experiment, and suggest that the step coverage of TaN barrier becomes an important process integration subject for sub-0.13 m and beyond technologies. As device feature size shrinks to the deep sub-0.13 m and beyond nodes, Cu is widely used as the interconnect metal with dual damascene process for its better electrical conductivity. In practice, TaN has been employed as an effective barrier layer between the upper Cu layers and the lower local interconnect layers because of its good adhesion to the SiO 2 , 1 and is usually deposited by sputtering physical vapor deposition ͑PVD͒. However, with deep submicrometer complementary metaloxide semiconductor ͑CMOS͒ technology, the aspect ratio ͑AR͒ of via holes in dual damascene becomes very high and causes the sputtered TaN to form poor step coverage. Then, the poor step coverage causes high electrical resistance in metal lines and a greater chance of mechanical cracking. In addition, it enhances electromigration ͑EM͒ failure significantly. Hence EM testing associated with multiple metals and via hole levels has been used to qualify its performance of metal interconnection reliability.
As device feature size shrinks to the deep sub-0.13 m and beyond nodes, Cu is widely used as the interconnect metal with dual damascene process for its better electrical conductivity. In practice, TaN has been employed as an effective barrier layer between the upper Cu layers and the lower local interconnect layers because of its good adhesion to the SiO 2 , 1 and is usually deposited by sputtering physical vapor deposition ͑PVD͒. However, with deep submicrometer complementary metaloxide semiconductor ͑CMOS͒ technology, the aspect ratio ͑AR͒ of via holes in dual damascene becomes very high and causes the sputtered TaN to form poor step coverage. Then, the poor step coverage causes high electrical resistance in metal lines and a greater chance of mechanical cracking. In addition, it enhances electromigration ͑EM͒ failure significantly. Hence EM testing associated with multiple metals and via hole levels has been used to qualify its performance of metal interconnection reliability. 2, 3 In the past, EM reliability issues of Cu interconnects with signal damascene have been investigated extensively and attributed to various factors, such as local defects from processes, line width and via diameter, adhesion strength of barrier metal/Cu interface, and contaminations from via formation process. [4] [5] [6] [7] [8] [9] But very few studies of EM failure on poor step coverage of barrier layer for Cu dual damascene process have been reported.
In this work, we systematically studied the EM failure of Cu interconnect processes affected by the step coverage of TaN barrier layer in via holes and contributed to the four different mechanisms, i.e., unbalanced thermal stress; thermal expansion between Cu, TaN and FSG; TaN surface morphology; and TaN grain sizes and grain boundaries.
Experimental
In this study, samples of EM test structures were prepared on 200 mm ͗100͘ p-type 8-12 ⍀-cm silicon substrates with a sub-0.13 m CMOS technology. The test structures ͑inset of Fig. 1͒ consisted of metal-1 and metal-2 chains with 0.22 m width, 100 m length, and 0.21 m diam via holes. We used a single damascene process for metal-1 Cu layer and dual damascene process for metal-2 Cu layer. To form the metal-1, the intermetal dielectric ͑IMD͒ consisted of a 250 nm thick fluorine silicon glass ͑FSG͒ and a 30 nm thick Si 3 N 4 as trench-1 etch stop layer were deposited by plasma-enhanced chemical vapor deposition ͑PECVD͒ and patterned trenches by conventional lithography. We then formed trenches by sputtering a 25 nm thick TaN barrier layer, a 150 nm Cu seed layer, electroplating Cu, and removing redundant Cu by chemical mechanical planarization ͑CMP͒ sequentially. Next, to form metal-2, a 50 nm thick SiN layer was deposited just after the CMP process to serve as Cu cap and via etch stop layer. After that, layers of 40 nm FSG, 30 nm SiN, 480 nm FSG, and 50 nm SiON were deposited as the IMD-2 in which 30 nm SiN serve as trench-2 stop layer. Then, we patterned via and metal-2 trench and formed them through the processes use for metal-1. In EM test, the samples' resistances were examined after a constant current of 2 mA/cm 2 at 350°C stress for fixed periods. The failure criterion is defined as 10% increased resistances of the samples after stress. The total stress time to fail is called the time-to-failure ͑TTF͒ for each sample. Based on the TTF, we plot the cumulative failure distribution. Furthermore, atomic force microscopy ͑AFM͒, transmission electron microscopy ͑TEM͒, and field emission scanning electron microscopy ͑FESEM͒ were used to measure barrier layer surface roughness, step coverage of TaN in via holes, and the grain sizes of TaN barrier layers, respectively. Figure 1 gives the cumulative failure distribution of EM lifetime for typical Cu interconnection lines failed after 19 to 50 h stress for EM test. The interconnect schemes of top view and side view are presented in the inset. The cumulative failure distribution is plotted by measurement of each sample's TTF and then calculates the TTF distribution percentage for all samples. With the distribution, we can obtain the values of t 0.1 ͑time for 0.1% of lines to fail͒ and t 50 ͑time for 50% of lines to fail͒ and maximum current density ͑J max ͒ with Black's law. 10 These data are commonly used for Cu interconnects' z E-mail: ykfang@eembox.ee.ncku.edu.tw reliability evaluation. 10, 11 As seen, the t 0.1 and t 50 of lines are far less than that of passed samples ͑see Table I for details͒. TEM failure analysis for the opened Cu interconnects in EM test is presented in Fig. 2a . Clearly, Cu voids were found in the corner and via sidewall approaching the bottom, which possess the feature of thinner TaN barrier layer caused by poor step coverage. However, the corner also has issues of difficult deposition and high stress thus enhancing formation of large void. Additionally, from other structures we can find the similar results ͑Fig. 2b-d͒. We have attributed four failure mechanisms with schematic diagrams to illustrate the EM failure as follows.
Results and Discussions
First, during the EM testing, current crowding effect and current flow induced heating on via hole generate thermal stresses its directions and magnitudes for various layers are indicated in Fig. 3 with arrows. Under a constant testing temperature, the thermal stress is larger than the intrinsic stress and becomes dominant. Its magnitude can be calculated with
where T , T 0 , T, ⌬␣, and E are thermal stress, stress free temperature, EM testing temperature, the difference of thermal expansion coefficient, and the Young's modulus, respectively. The thermal expansion coefficient ͑CTE͒/the young's modulus of Cu, TaN, and FSG are 16.6 ϫ 10 −6°C−1 /125, 6.5 ϫ 10 −6°C−1 /457, and 0.5 ϫ 10 −6°C−1 /80, respectively. 13 Transferring these data into Eq. 1, one can find that Cu possesses the largest thermal stress and the smallest for FSG, thus generating an unbalanced stress upon the TaN barrier layer to be broken at the weakest point. Simultaneously, the Cu atoms energized by heat diffuse into FSG through the broken barrier and create a void in via hole as shown in Fig. 3a . However, the same phenomenon was not found for a thick and conformal TaN barrier layer ͑Fig. 3b͒ because it is strong enough to resist the cracking. Second, as shown in Fig. 4 , the difference of thermal expansion coefficient between TaN layer and Cu layer also causes a tensile stress to the Cu layer and bends the layers outbound directions and toward ends under the high-temperature EM testing, especially for thinner TaN barrier layer. The heat-enhanced tensile stress then assists the diffusion of Cu atoms, thus creating small vacancies in the Cu/TaN interface during EM testing. At the same time, these vacancies transport along with the interface and coalesce into voids in via hole as reported previously. 14 Third, because via is formed by reactive ion etch ͑RIE͒ which always causes a very rough surface after etching, 15, 16 the thin TaN film cannot cover the rough surface of via and confirmed by AFM analysis. Figure 5 gives the AFM micrographs and the measured surface roughness R surface for ͑a͒ thin and ͑b͒ thick TaN barrier layers, respectively. The thin TaN barrier layer with R surface = 0.937 nm is 137% rougher over the thick one with R surface = 0.683 nm. The rough TaN surface touches the Cu layer with less area, thus retarding the heat dissipation 17 of the Cu through TaN barrier layer, then the accumulated heat aggravates the EM failure as illustrated in the insets of Fig. 5 .
Finally, as reported previously, 18 the grain size of the deposited TaN film is strongly affected by strain stress. On the other hand, AFM ͑Fig. 5͒ shows that the thicker the film is, the smoother is the 
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Journal of The Electrochemical Society, 153 ͑8͒ G782-G786 ͑2006͒ G784 film morphology. We also found that the smoother film morphology offers little stress to degrade the growing grain. 19 Therefore, the thick and conformal TaN posses larger grains and can be certified by the FESEM micrographs for thin and thick TaN barrier layers presented in Fig. 6a and b, respectively. It has been reported that EM flux through the Cu-barrier-dielectric interface dominates all possible EM flux diffusion paths, including grain boundaries, metalbarrier interfaces, and dielectric-barrier interfaces in Cu dual damascene, which strongly depends on the grain size of barrier layer. 20, 21 Hence, the Cu atoms diffuse through fewer grain boundaries for a thick TaN barrier layer and attain higher EM performance.
Furthermore, we found that the major factor to affect thickness of the TaN barrier layers in via the sidewall is the TaN sputtering process with various step coverage percentages. Figure 7 gives the TEM cross-section micrographs of ͑a͒ poor step coverage 23.7% and ͑b͒ conformal step coverage 34.9% of TaN barrier layer in via hole, respectively. The corresponding TTF of EM testing for various percentages are shown in Fig. 8 and the results are summarized in Table I . The TTF ͑t 0.1 and t 50 ͒ of Cu interconnects in the EM test is proportional to the step coverage percentages of TaN barrier layer and increases rapidly from step coverage 22.6% to 34.9%. On the other hand, 10% increasing in step coverage results in more than 100% improvement for maximum current density ͑J max ͒. This implies that high step coverage of TaN barrier layer would be the most important factor for dual damascene Cu interconnects reliability performance.
Conclusion
We have studied the EM lifetime of Cu interconnects in detail by AFM, SEM, and TEM analysis and found that it strongly depends on the step coverage of TaN barrier layer in via holes. Additionally, we confirm that the EM failure mechanisms are attributed to the unbalanced thermal stress, thermal expansion between copper and TaN, and TaN surface morphology, including surface roughness and grain size effects. Currently, enhancing the TaN thickness is believed to help the EM performance of Cu dual damascene interconnection but it also increases the resistance of via holes. However, our findings showed that enhancing the step coverage by maintaining via sidewall thickness uniformity should become an important process integration subject for sub-0.13 m and beyond technologies. 
